

Farzad Fatollahi-Fard

570 Page St, Apt 3 – San Francisco, CA – 94117

☎ +1 (415) 625 3935 • ✉ neofarz@gmail.com • 🌐 www.neofarz.com
in farzadfathollahifard • 🌐 NeoFarz

OBJECTIVE

To expand my knowledge base and perform research within the fields of electrical engineering and computer science and to find a long-term career position at an exciting company.

EDUCATION

University of California, Berkeley

Bachelors of Science, Electrical Engineering and Computer Science

Berkeley, CA

2009

EMPLOYMENT

Lawrence Berkeley National Lab

FPGA Computing Systems Engineer

Berkeley, CA

2013–Present

- Design, develop, maintain, and support OpenSoC Fabric, a parameterizable network-on-chip generator
- Design and assemble system-on-chip devices for high performance computing design space exploration
- Contribute and support tools developed for the CoDeX project
- Cross collaborate with sister labs in the Computer Architecture Lab

BEEcube, Inc.

Hardware Engineer

Fremont, CA

2010–2013

- Develop, maintain, and support embedded controller and firmware for BEE4 and miniBEE4 FPGA platform
- Design miniBEE4 platform, heading schematic capture and managed first prototype run
- Design daughter boards for BEE4 and miniBEE4, including multi-gigabit digital and analog boards

University of California, Berkeley, Berkeley Wireless Research Center (BWRC)

Junior Staff Engineer

Berkeley, CA

2009–2010

- Develop and maintain embedded controller for BEE3 FPGA platforms in which users can log in remotely, develop, and test designs
- Designed expansion board for embedded controller with USB FIFO, UART over USB, and PCIe for communication to FPGAs

RESEARCH EXPERIENCE

Lawrence Berkeley National Lab

Computer Architecture Lab (CAL) and CoDesign for Exascale (CoDeX)

2013–Present

- Designed and developed a network-on-chip generator, OpenSoC Fabric, for exascale design space exploration
- Developed multicore system with Tensilica processors in FPGA environment

University of California, Berkeley

Research Accelerator for Multiple Processors (RAMP)

2008–2009

- Design and began developing a fully IEEE754-Compliant Double Precision Floating Point Unit for Xilinx Virtex-5 FPGAs
- Design and develop firmware for the Xilinx SystemACE

AWARDS

Warren Y. Dere Design Award

<http://www.eecs.berkeley.edu/Students/Awards/#dere>

Spring 2010

- Presented to a graduating senior in EECS whose accomplishment in engineering design is judged to be most outstanding

PROGRAMMING LANGUAGES & SKILLS

Knowledge in Chisel, Scala, Verilog, VHDL, C, C++, Java, MATLAB, LabView, JavaScript, Perl, Python, and PHP

Skills in oscilloscopes, multimeters, spectrum analyzer, DC power supplies, soldering, crimping, CAD, Tensilica Processor Generator, OrCAD and Allegro PCB schematic capture and layout

REFERENCES

Available upon request